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WI ABSTRACT 
A reconfigurable fuzzy cell comprising a digital control 
programmable gain operation amplifier, an analog-to- 
digital converter, an electrically erasable PROM, and 
8-bit counter and comparator, and supporting logic 
configured to achieve in real-time fuzzy systems high 
throughput, grade-of-membership or membership-value 
conversion of multi-input sensor data. The present in- 
vention provides a flexible multiplexing-capable config- 
uration, implemented entirely in hardware, for effec- 
tuating S-, Z-, and PI-membership functions or combi- 
nations thereof, based upon fuzzy logic level-set theory. 
A membership value table storing “knowledge-data” 
for each of S-, Z-, and PI-functions is contained within 
a nonvolatile memory for storing bits of membership 
and parametric information in a plurality of address 
spaces. Based upon parametric and control signals, ana- 
log sensor data is digitized and converted into grade-of- 
membership data. In situ learn and reconfiguration 
modes of operation are also provided. 
20 Claims, 13 Drawing Sheets 
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RECONFICURABLE FUZZY CELL 
ORIGIN OF INVENTION 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or for the Government of the 
United States of America for governmental purposes 
Without payment of any royalties thereon or therefor. 
FIELD OF INVENTION 
This invention relates to fuzzy logic circuits, and 
more particularly relates to hardware configurations for 
realizing typical fuzzy membership Z-, S-, and PI-func- 
tions, or hybrid functions thereof. 
BACKGROUND OF INVENTION 
Fuzzy logic systems are based upon a control meth- 
odology intended to emulate and exploit the vagueness 
inherent in the human thinking process. The “fuzzy” 
approach to analyzing complex systems and decision 
processes is described by L. A. Zadeh in the IEEE 
Transactions on Systems, January 1973, vol. SMC-3, 
no. 1, pp. 28-44 and IEEE Spectrum, August 1984, pp. 
26-32. 
Fuzzy logic bases decisions on input in the form of 
linguistic variables with malleable boundaries instead of 
conventional quantitative variables with firm bound- 
aries. For instance, instead of describing a typical sum- 
mer’s day in the southwest region of the United States 
as having a temperature of 95” F. and a relative humid- 
ity of %%, the fuzzy approach might described the 
weather linguistically as “hot and humid.” This, of 
course, is more likely to be the way a human would 
describe the weather: not only in fuzzy or vague terms, 
but also by classifying the particular sensed conditions 
of temperature and humidity into previously experi- 
enced buckets or sets. Thus, the term “humid” might 
apply to relative humidity above 50%. Similarly, the 
term “hot” might apply to temperatures above 80” F. 
These classifications can also be tempered by such qual- 
ifications as “somewhat” or “very.” 
Thus, by receiving inputs in the form of linguistic 
variables, fuzzy set theory provides a method for an 
approximate characterization of complex or amorphous 
phenomena or processes. Data are assigned to fuzzy sets 
based upon the degree of membership therein, which 
ranges from 0 (no membership) to 1.0 (full member- 
ship). Fuzzy set theory uses membership functions to 
determine the fuzzy set or sets to which a particular 
data value belongs and its degree of membership 
therein. Such degree of membership is typically plotted 
in 2-, S-, and PI functions. This approach relaxes sensor 
accuracy requirements as opposed to traditional logic 
that places several constraints thereon. Fuzzy logic 
allows control decisions in spite of lack of absolute 
accuracy from sensor data. Nevertheless, the accuracy 
of the sensor would be sufficient to determine if the data 
belongs to a particular fuzzy set. 
An inherent benefit of fuzzy systems is that sensor 
data is constantly being received and analyzed, notwith- 
standing system complexities and uncertainties. Ac- 









ments in the prior art in effort to render fuzzy logic and 
set theory applicable to real time processes. 
For example, in U.S. Pat. No. 4,809,175 issued to 
Hosaka, et al., is disclosed a vehicle control system and 
related method which performs analog to grade-of- 
membership conversions by way of software. In accor- 
dance with that invention, depending upon the particu- 
lar hardware being used, several machine instruction 
cycles will occur for each membership grade determi- 
nation. Since additional instructions are required for 
ascertaining by interpolation, values not contained in a 
memory-resident discourse table, response times are 
degraded, thereby rendering this art not applicable to 
high-speed real time fuzzy systems due to a tendency to 
overload. Another limitation of that invention is that 
the analog interface fails to provide an on-line rescaling 
capability for sensor data. Accordingly, in an applica- 
tion in which sensors are changed, the level converter’s 
scaling hardware would necessarily require physical 
change-out: It should be apparent to those skilled in the 
art that such hardware change-outs are impractical for 
real time environments. In addition, the invention is not 
suitable for military or space applications because 
power surges would erase membership values which 
are stored in volatile memory, thereby necessitating 
reload and recalculation operations. 
U.S. Pat. Nos. 4,694,418; 4,716,540; and 4,837,725, 
issued to Yamakawa, et al., disclose fuzzy membership 
function integrated circuitry which have high imple- 
mentation costs because an actual working system is 
custom-built, thereby requiring additional hardware. 
The Yamakawa fuzzy logic integrated circuits lack the 
controls required for use in distributed high-speed and 
real time fuzzy systems. These devices generate analog 
output requiring an analog-to-digital conversion before 
being processed by a digital computer. Furthermore, 
these chips only provide for analog input signals. In 
addition, the Yamakawa integrated circuits do not pro- 
vide for on-line raw data acquisition or the rescaling 
46 thereof relative to learning new processes when sensors 
are added or changed. Furthermore, these integrated 
circuits are not useful for space and military applica- 
tions because they are not constructed for these envi- 
ronments. 
Accordingly, these limitations and disadvantages of 
the prior art are overcome with the present invention, 
and improved means and techniques are provided 
which are especially useful for implementing embed- 
ded, high-throughput fuzzy systems in real time. 
SUMMARY OF INVENTION 
As will be described in detail, the preferred embodi- 
ment of the present invention comprises a digital con- 
trol programmable gain/multiplex operation amplifier 
55 (PGMA), an analog-to-digital converter (ADC), an 
electrically erasable PROM (EEPROM), 8-bit counter 
and comparator, and supporting logic configured to 
achieve in real-time, fuzzy systems with high through- 
put, grade-of-membership or membership-value con- 
The present invention provides a flexible multiplex- 
ing-capable configuration for effectuating S-, Z-, and 
PI-membership value functions or combinations 
thereof, based upon fuzzy logic level-set theory. More 
65 uarticularlv. an in situ reconfieurable cell for convert- 
45 
50 
60 version of multi-input sensor data. 
- 
have the-capability to process thk large volume of data 
and make appropriate adjustments and decisions prefer- 
ably in real time. There have been some recent improve- 
Sng raw analog sensor data into grade-of-membership 
fuzzy sets based upon comparison with such S-, Z-, or 
PI-function level-set is provided. The instant reconfigu- 
5,259,063 
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table fuzzy cell includes nonvolatile memory means for 
storing bits of membership and parametric information 
in a plurality of address spaces. A membership value 
table contained within this memory stores “knowledge- 
data” or level-set data for each of these functions. A 
data/parameter interface means is also provided for 
storing and transmitting parametric signals correspond- 
ing to function, gain, and channel selection parameters. 
A control circuit means is provided for controlling and 
coordinating the operation of the reconfigurable cell by 
generating control signals and using the parametric 
signals transmitted by the data/parameter interface 
means. 
Responsive to such control signals, and disposed 
medially of a suitable computer and the instant recon- 
figurable fuzzy cell, is a bus interface circuit means for 
transmitting the parametric information to the data/- 
parameter interface means and also for transmitting the 
grade-of-membership fuzzy sets to the computer. An 
analog interface means containing a plurality of sensor 
channels receives and converts analog sensor data into 
digital representation, in accordance with the transmit- 
ted parametric signals. In accordance with the present 
invention, a reconfigurable fuzzy cell is provided which 
not only converts analog sensor data into grade-of- 
membership data, but also is capable of a “learn” mode 
for acquiring raw digitized sensor data and a “reconfig- 
uration” mode for accommodating, in situ and entirely 
in hardware, changes related to the relevant member- 
ship functions. 
It is an object and feature of the present invention 
that high-speed analog-to-grade-of-membership and 
raw digital conversions be performed all by hardware 
and be available simultaneously within only one conver- 
sion cycle. 
It is another object of the present invention to pro- 
vide a fuzzy logic apparatus and method with a data 
acquisition mode feature to allow learning of newly 
replaced or added sensors and signal conditioners by 
acquiring raw digital data from the process to formulate 
a membership function by a central controller. 
It is an advantage and object of the present invention 
to provide a reconfigurable membership table located in 
non-volatile memory while the reconfigurable cell re- 
mains on-line with readback capability. 
It is still another object of the present invention to 
provide fuzzy logic apparatus and method with a select- 
able membership function, channel selection, and scal- 
ing factor for multiple input sensor channels while re- 
maining on-line. It is another object of the present in- 
vention to provide fuzzy logic apparatus and method 
for membership conversion and digital data conversion 
completion flag for interrupt driven, real time fuzzy 
systems. 
It is yet another object of the present invention to 
provide novel hardware architecture that allows com- 
bining existing off-the-shelf components for implement- 
ing an embedded fuzzy logic system that performs fuzzy 
set operations based on level-sets with high perfor- 
mance and low-cost benefits realized. 
It is another object of the present invention to pro- 
vide fuzzy logic apparatus and method with the capabil- 
4 
no hardware change-outs when new or modified mem- 
bership functions or rescaling of a newly installed sen- 
sor or signal conditioner for a particular channel are 
required. 
It is yet another object of the present invention to 
provide fuzzy logic apparatus and method with the 
feature of a mixture of learning and analog-to-member- 
ship and digital data conversions in real time. 
It is another object of the present inven)ion to pro- 
lo vide fuzzy logic apparatus and method which accom- 
modates complex membership functions in addition to 
2, S, and PI functions. 
It is yet another object of the present invention to 
provide fuzzy logic apparatus and method which may 
l5 independently program a number of membership levels 
for each channel. 
It is a specific object of the present invention to pro- 
vide, in a computer system, an in situ reconfigurable 
2o fuzzy cell for converting raw analog sensor data into 
grade-of-membership fuzzy sets based upon comparison 
with a Z-, S-, or PI-function level-set, or a hybrid 
thereof, comprising: -nonvolatile memory means for 
storing bits of membership and parametric information 
25 in a plurality of address spaces; control circuit means for 
controlling and coordinating the operation of the recon- 
figurable fuzzy cell by generating control signals and 
using parametric signals; data/parameter interface 
means including gain, function and channel selection 
30 parameters for storing and transmitting the parametric 
signals, and further including raw digital sensor data 
storage means and level-set membership data storage 
means; analog interface circuit means responsive to the 
control signals and containing a plurality of sensor 
35 channels, for receiving and converting the analog sen- 
sor data into digital representation responsive to the 
parametric signals; the analog interface circuit means 
including a programmable gain operational amplifier 
means for scaling the sensor data based upon the para- 
40 metric signals; membership value circuit means respon- 
sive to the control signals for determining the degree of 
membership of the digital representation of the sensor 
data in the level-set selected based upon the parametric 
signals; the membership value circuit comprising: mem- 
45 bership table means contained in the nonvolatile mem- 
ory means and storing level-set data for each function; 
line switcher means to select the appropriate one of the 
plurality of address spaces in the nonvolatile memory 
means containing level-set data for comparison with the 
50 digital representation of sensor data; comparator means 
to deduce grade-of-membership; membership value 
generating means for retrieving the level-set data based 
upon the address spaces selected by the line switcher 
55 means, for comparison with the digital representation of 
sensor data in the comparator means; and confma- 
tion/disconfirmation means for evaluating the output of 
comparator means and feeding back the result thereof 
to the membership value circuit means; and bus inter- 
60 face circuit means also responsive to the control signals, 
for transmitting parametric information to the data/- 
parameter interface means and transmitting grade-of- 
5 
ity of hybridizing to a single chip due to availability of 
ordinary standard components as well as realizing space 
or military fuzzy cells since components for these spe- 65 
cialized applications exist and are readily available. 
It is another object of the present invention to pro- 
vide fuzzy logic apparatus and method which require 
membership fuzzy sets and digital representation of 
sensor data to the computer system. 
These and other objects and features of the present 
invention will become apparent from the following 
detailed description, wherein reference is made to the 




IN THE DRAWINGS real-time fuzzy control in accordance with the present 
FIG. 1 is a block diagram depicting an in situ recon- invention. 
figurable fuzzy cell in accordance with the present in- The instant cell operates with a computer having a 
vention. simple input/output interface. The computer controls 
FIG. 2 is a detailed block diagram depicting the hard- 5 the three modes Of the cell: the Start Of the analog to 
ware components of the preferred embodiment of an in grade-of-membership (Or membership value) conver- 
situ reconfigurable fuzzy cell in accordance with the sion, the learn mode for acquiring raw digitized sensor 
present invention. data only, or reconfiguring the Membership Value 
FIG. 3A is a simplified schematic diagram depicting Table (MVT). In accordance with the present inven- 
bus interface logic circuitry embodying the present lo tion, for the conversion process, the Computer first 
invention. selects the sensor data channel from signal conditioned 
FIG. 3B is a simplified schematic diagram depicting Sensor data 140 that is to be sampled, the appropriate 
membenhip valuefline switcher logic circuitry em- scaling of that channel, and selection of the channel’s 
bodying the present invention. memory block in MVT 70 by sending this cell configu- 
FIG. 3C is a simplified schematic diagram depicting ration information to analog interface 150 and MVT 70 
membership value confirmation/disconfirmation logic via data/parameter interface logic 30. The selected 
circuitry and control line buffer/switcher circuitry em- channel’s section of memory (or memory block) in 
bodying the present invention. MVT 70 contains the “knowledge-data’’ for converting 
fuzzy cell dakdparameter interface logic circuitry em- Membership v a l u e h e  switcher logic 50 generates 
bodying the present invention. the addresses that access the data within the section of 
FIG. 3E is a simplified schematic diagram depicting memory. The Cell Configuration information from 
fuzzy cell control logic circuitry embodying the present data/Parameter interface logic 30 also enables the ap- 
invention. propriate circuitry in membership v a l u e h e  switcher 
FIG. 4A is a portion ofa  block diagram depicting the 25 logic 50 and membership value confirmation/disconfir- 
functional flow of the analog-to-membership value con- mation 120 as will be hereinafter explained in detail. 
version mode embodying the present invention. The computer then issues a start conversion signal from 
FIG. 4B is the remaining portion of the block dia- bus interface logic 10 to analog interface 150. 
gram depicted in FIG. 4A. Still refemng to FIG. 1, the analog interface 150 
FIG. 5 is a block diagram depicting the functiona1 Converts the analog sampled channel into its corre- 
flow of the learn mode embodying the present inven- sponding binary representation, i.e., its corresponding 
tion. digitized data sample. When the analogto digital ( A D )  
FIG. 6 is a block diagram depicting the functional conversion is complete, the digitized sample is sent to 
flow of the mode reconfiguring the cell’s membership 35 data/parameter interface logic 30 and digital compara- 
value table embodying the present invention. tor 100. In addition, analog interface 150 outputs a sam- 
FIG. 7 depicts a plot of a representative Z-function ple ready signal indicating that the digitized sample is 
with temperature measurement data and corresponding ready- This signal latches the sample in data/Parameter 
knowledge data on the horizontal axis, and membership interface logic 30 and also activates fUZZY Cell Control 
value on the vertical axis. 40 logic 170. During the conversion process, control logic 
FIG. 8 depicts a plot of a representative S-fucntion 170 Of the instant cell takes control of the grade-of- 
with temperature measurement data and corresponding membership conversion Process by sending control 
knowledge data on the horizontal axis, and membership signals to membership v a l u e h e  switcher logic 50, 
value on the vertical axis. MVT 70, and membership value confirmation/discon- 
FIG. 9 depicts a plot of a representative PI-function 45 firmation logic 120- MVT 70 receives control signals 
with target tracking measurement data and correspond- from control logic 170 and is enabled, whereby its con- 
ing knowledge data on the horizontal axis, and member- tents, specified by the addresses from membership va- 
ship value on the vertical axis. lue/line switcher logic 50, are outputted to digital com- 
FIG. 10 depicts the membership value characteristics Parator 100 and last value detect logic 200. 
of the PI-function with target tracking meaurement 50 In accordance with the present invention, digital 
data shown in FIG. 9. comparator 100 logically compares the knowledge-data 
FIG. 11 depicts a typical timing diagram in actor- contents located in the channel’s memory section of 
dance with the present invention. MVT 70 against the digitized sample. Last value detect 
logic 200 checks the last value flag to ascertain whether 
55  the membership value has reached 1.0, whereupon the 
conversion cycle is terminated. For each comparison in 
Now referring to FIG. 1 there is depicted a block digital comparator 100, the output results are sent to 
diagram of an in situ reconfigurable fuzzy cell embody- membership value confirmation/disconfirmation logic 
ing the present invention. More particularly, there is 120 which determines if the digitized sample from ana- 
shown bus interface logic block 10, fuzzy cell data/- 60 log interface 150 is a member of the knowledge-data. If 
parameter interface logic bIock 30, membership value/- it is, a signal from the output of membership value con- 
line switcher logic block 50, function/membership firmation/disconfirmation logic 120 along with a syn- 
value table block 70, digital comparator block 140, chronizing clock signal from control logic 170 gener- 
interface block 150, signal conditioned sensor data ates a latch signal. This signal latches the current ad- 
block 140, membership value confirmation/disconfir- 65 dress generated from membership value/line switcher 
mation logic block 120, last value detect logic block logic 50 which represents the membership value of the 
200, and fuzzy cell control logic block 170 that com- digitized sample. Then, membership valuefline 
prise an electronic digitalhalog circuit for embedded switcher logic 50 increments to the next address in the 






memory block using a control signal from control logic digitized sample and its associated sample ready signal 
170. indicating that the sample is ready for processing. These 
In accordance with the present invention, this pro- two outputs are received by data/parameter interface 
cess continues until the grade-of-membership is found. logic 30. The sample ready signal latches the digitized 
Once the membership value of the digitized sample is 5 sample in data/parameter interface logic 30 which is 
determined, either by detection of the last value flag or now retrievable by the computer at any time through 
data sample no longer being within the knowledge-data, bus interface logic 10. In accordance with the present 
control logic 170 issues an interrupt to the computer. invention, raw digitized data capture occurs when ei- 
This indicates that the conversion is complete and pro- ther the cell is in the learn mode or when the cell is 
ceeds to re-initialize the cell for the next conversion. 10 performing an analog to grade-of-membership conver- 
Hence, once the processor issues a start conversion, the sion. 
instant cell operates autonomously until the member- Membership value capture occurs when the instant 
ship value of the digitized sample from analog interface cell is determining the membership value of the digi- 
150 is determined. tized data sample from analog interface 150. The mem- 
As will become apparent to those skilled in the art, 15 bership value captured is represented by the address 
the knowledge-data in MVT 70 is the digital informa- output of membership v a l u e h e  switcher logic SO. 
tion for each sensor channel used to convert the raw This value is latched into data/parameter interface logic 
digitized sensor data sample into its grade of member- 30 using a latching control signal from membership 
ship or membership value. The data is arranged as a value confirmation/disconfirmation logic 120. The 
membership function for the sensor channel. The func- 20 latching control signal is generated each time the sam- 
tion could be either a S-, 2-, or PI-function, or combina- ple from analog interface 150 is compared with the 
tions thereof. knowledge-data, one byte at a time, in MVT 70 for a 
Under the teachings of the present invention, its sec- particular sensor channel and found to meet the confir- 
ond mode of operation, the learn mode, allows the con- mation decision criteria of digital comparator 100 and 
trolling computer system to acquire raw digitized data 25 membership value confirmation/disconfirmation logic 
from a sensor channel. This mode allows a real-time 120. 
fuzzy logic system to learn a new process or re-learn Cell parameter capture occurs when the computer 
from a newly installed sensor. For example, at predict- sends cell parameters for either determining the mem- 
able times in process control facilities, a channel must be bership value of digitized sensor data from analog inter- 
changed from a pressure measurement to a temperature 30 face 150 or when the computer must reconfigure the 
measurement. At other times, the sensor must be re- instant cell’s MVT 70. The cell parameters are directly 
placed with one that monitors higher or lower readings. loaded into data/parameter interface logic 30 (latched) 
As another example, a pressure sensor that reads from 0 by the computer. The parameters consists of channel 
to 14.7 psi may be replaced with a sensor that must read select, gain select, and function select bits. The channel 
from 0 to 250 psi. In addition, the membership function 35 and gain bits are used to configure analog interface 150. 
may change. Consequently, such a learn mode allows a These bits select and scale the specified sensor channel 
fuzzy logic computer system to acquire raw digitized before it is digitized. The combination of the channel 
data and determine the new membership function or and function bits from data/parameter interface logic 30 
knowledge-data for the sensor channel. Afterwards, the also constitutes the sensor channel’s memory section 
computer downloads the new knowledge-data into the 40 address space in MVT 70. For reconfiguring MVT 70, 
channel’s memory block in MVT 70 which can occur the computer sends channel and function bits required- 
while the instant cell is on-line. for selecting the appropriate section of memory. The 
The present invention’s third mode of operation, the gain bits are “don’t cares” since the computer will not 
reconfigure mode, allows a computer system to update start an A/D conversion when reconfiguring the table. 
MVT 70 (makeup of a non-volatile read/write memory 45 Each sensor channel has a section of memory in MVT 
device) while the instant cell remains on-line. This typi- 70 allocated to it containing the knowledge-data for 
cally occurs when new knowledge-data must be loaded determining the membership value of a digitized sensor 
into MVT 70, such as after a learn mode has occurred. channel. The knowledge-data located in MVT 70 repre- 
Each sensor channel is assigned a section of memory sents the abscissa of the membership function and the 
containing the knowledge-data for determining the 50 membership value reprsented by the addresses from 
membership value of a digitized sample from that chan- membership v a l u e h e  switcher logic SO, the ordinate. 
ne]. To invoke this mode, the computer first inhibits the The function select bits consist of three bits called S-, 
instant cell before reconfiguring MVT 70. This allows Z-, and PI. These bits also select/enable the appropriate 
computer control access to MVT 70 via the instant decision circuitry in membership value confirmation/- 
cell’s arbitration control logic in control logic 170 to 55 disconfirmation logic 120 and address buffer in mem- 
MVT 70. Next, the computer downloads the data into bership v a l u e h e  switcher logic SO. The decision cir- 
MVT 70. It is an advantage of the present invention that cuitry in membership value confirmation/disconfma- 
readback capability exists to verify that the data written tion logic 120 is a combinational circuit consisting three 
into memory were loaded properly. sections for evaluating S-, Z-, and PI-functions. These 
Still referring to FIG. 1, an explanation of each sec- 60 sections are enabled by the function select bits. The bits 
tion of the instant cell depicted therein follows. Fuzzy are all mutually exclusive; that is, only one is asserted at 
cell data/parameter interface logic 30 allows raw digi- any particular time. Consequently, only one decision 
tized data, membership value, and cell parameter cap- circuit is active during an analog to grade-of-member- 
ture to occur. Raw digitized data capture occurs when ship conversion. 
analog interface 150 has digitized a sample of sensor 65 It is a feature of the present invention that computer 
data from signal conditioned sensor data 140 after re- control for retrieving the digitized sample, the member- 
ceiving a start A/D conversion signal from the com- ship value, and loading cell parameters bypasses the cell 
puter. The output of analog interface 150 is the raw control logic 170. This approach prevents control logic 
5,259,063 
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170 from locking out computer to data/parameter inter- 
face logic 30 when access thereto is required. 
In accordance with the present invention, member- 
ship valueAine switcher logic 50 generates the ad- 
dresses that outputs the data contents of MVT 70. As 
should be clear to those skilled in the art, these ad- 
dresses represent membership values. The addresses are 
the binary representation of membership values. For 
example, address OOH, OlH, 02H, up to 09H represent 
membership values of 0,O. 1,0.2, up to 1.0, respectively. 
These addresses, generated by a counter, are used to 
determine the membership value of the digitized data 
sample outputted from analog interface 150. The ad- 
dresses from membership valuefine switcher logic 50 
constitute the lower portion of the address space in 
MVT 70 for a given channel. The upper address in 
MVT 70 is composed of the channel and function select 
bits from dawparameter interface logic 30 which ad- 
dress the particular sensor channel’s section of memory. 
However, unlike the channel and function bits which 
remain static, the addresses from membership value/- 
line switcher logic 50 change during an analog to grade- 
of-membership conversion. 
Each time an address from membership v a l u e h e  
switcher logic 50 is generated, it is used as an input 
address to MVT 70 where the knowledge-data resides. 
In accordance with the present invention, for every 
address generated, a knowledge-data byte is outputted 
from MVT 70 which is then used to compare against 
the digitized data sample from analog interface 150 in 
digital comparator 100. The results of the comparison in 
digital comparator 100 are outputted to membership 
value confirmation/disconfirmation logic 120 where 
this logic decides if the sample from analog interface 
150 is within the domain of the knowledge-data. If so, 
then membership value confirmation/disconfirmation 
logic 120 sends a latch signal to data/parameter inter- 
face logic 30 where it latches the current address from 
membership valuefline switcher logic 50. The counter 
is incremented by control logic 170 and the process is 
repeated until the grade-of-membership (or membership 
value) of the digitized sample from analog interface 150 
is determined or the end flag located in MVT 70 is 
detected in last value detect logic 200. 
The membership valuefline switcher logic also con- 
tains a pair of buffers whose outputs are shared. These 
outputs provide to MVT 70 the addresses generated by 
the counter. These addresses serve to access the address 
space within the section selected by the channel and 
function bits. Only one buffer is active during any ana- 
log-to-membership value conversion. In accordance 
with the present invention, the purpose of the buffers is 
to switch the parallel address l i e s  coming from the 
counter depending if the conversion pertains to S-, Z-, 
and PI-function operations. S- and Z- function opera- 
tions require that the addresses increment sequentially 
upward from zero. Therefore, the buffer associated 
with these operations allows the address generated by 
the counter io go unaltered into the add& input of 
MVT 70. 60 
For PI-function operations, the situation is different: 
PI-functions are bell-shaped requiring comparing two 
data points from the upper and lower half of the func- 
tion for each membership value. Consequently, each 
membership value, the ordinate, has two knowledge- 65 
data points, the abscissa, from MVT 70 associated with 
it. The upper half of the function is the right half of the 













about the center of the function. The memory section in 
MVT 70 for PI-function sensor channels is divided in 
half, upper and lower. Therefore, the addresses gener- 
ated within the section of memory must incrementally 
switch from the lower portion of memory to the upper 
portion for that channel in an alternating fashion, with 
the lower half of memory within the section containing 
the upper half of knowledge-data of the function and 
the upper half of memory containing the lower half of 
the data. Comparisons are incrementally made at both 
lower and upper addresses, with the lower address 
comparison occurring first. 
To accomplish this, a second buffer is provided 
which is wired to the address inputs of MVT 70 such 
that the addresses appear shifted from the output of the 
counter to the right, making the counter’s least signifi- 
cant bit (LSB) now the most significant bit (MSB) input 
in MVT 70, the most significant bit now the second to 
the most significant bit in the MVT, second most signifi- 
cant bit now the third most significant bit in the MVT . 
. . the second least significant bit now the least signifi- 
cant bit in the MVT 70. With the counter’s LSB now 
the MSB input to MVT 70 address space for a given 
section, each time the counter increments, it selects data 
values in the MVT from the lower address space 
(Ao=O) and then upper (Ao= 1). 
It should be evident to those skilled in the art that it 
is still the counter’s output from membership valuefline 
switcher logic 50 that is latched in data/parameter in- 
terface logic 30 when the grade-of-membership of the 
digitized sample is being determined. However, the 
computer must shift the contents of the membership 
value latch in data/parameter interface logic 30 to the 
right and discard the LBS to arrive at the correct mem- 
bership value of the sample since the LSB of the 
counter is used for address switching. 
In accordance with the preferred embodiment, to 
keep the design simple, the buffers’ outputs are inter- 
twined together. These intertwined outputs now serve 
as the inputs into MVT 70. The inputs into both buffers 
from the counter encounter the same address bits. For 
Z- and S-functions the upper buffer is wired into the 
input of MVT 70 for normal sequential address genera- 
tion thereinto. The lower buffer outputs are wired to 
the output of the upper buffer with the counter address 
shifted right: A0 of upper buffer (UB) intertwined with 
A1 of lower buffer (LB), A1 of UB with A2 of LB, A2 of 
UB with A3 of LB, A3 of UB with & of LB, & of UB 
with A5 of LB, and A5 (MSB) of UB with Ao of LB. 
Only when the PI-function operation occurs (PI-func- 
tion bit from data/parameter interface logic 30 asserted) 
is this buffer enabled. 
It should be clear that MVT 70 is a read/write non- 
volatile memory device that store the knowledge-data 
of the sensor channels with a limited number of ad- 
dresses containing the data. The device is partitioned 
into sections or blocks of memory for each sensor chan- 
nel. Each block is a section of memory with a multitude 
of knowledge-data bytes or words used to compare 
against the digitized sample in digital comparator 100 
and membership value confirmation/disconfirmation 
logic 120. The channel and function select bits from 
data/parameter interface logic 30 makeup the upper 
address to select the appropriate sensor channel section 
of memory. The addresses from membership valuenine 
switcher logic 50 constitute the address space of that 
sector. Then, during the analog to grade-of-membership 
conversion, each address generated by membership 
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valueAine switcher logic 50 and sent through the line 
switcher is used to output the contents of MVT 70 at 
that particular address. The contents are used to com- 
pare against the digitized sensor channel sample using 
digital comparator 100 and membership value confma- 
tion/dixonfmation logic 120. 
Control of MVT 70 occurs through control logic 170 
for writing new data thereinto by the computer or en- 
abling it when the instant cell is performing an analog to 
gradesf-membership conversion. For reconfiguring 
the table, the computer sends control read/write signals 
to control logic 170 which are then sent to the control 
inputs thereof. The fuzzy cell control logic 170 arbi- 
trates control access to the MVT from either the com- 
puter or the instant cell. The data written into MVT 70 
is sent via bus interface logic 10 using data, address, and 
control signals from the computer. During an analog to 
grade-of-membership conversion, the data outputted 
from MVT 70 for each address from membership va- 
IueAine switcher logic 50 is sent to digital comparator 
100 and to last value detect logic 200. Last value detect 
logic 200 looks for the last value flag to end the conver- 
sion when the membership value of the digitized sample 
reaches 1.0. The knowledge-data for a given sensor 
channel begins at the first address in the section of mem- 
ory with the membership threshold byte. This occurs 
for Z- and S-functions which have only one threshold 
byte. For PI-functions, the first two data values output- 
ted from MVT 70 represent the threshold values, upper 
and lower. These values are located in the first memory 
locations in the lower and upper half of the sensor chan- 
nel’s memory block. The threshold bytes perform an 
initial check to see if the digitized sample is within the 







continues. If not, the prkess is terminated. The rest of 35 
the data represents the abscissa function with the last 
byte being the last value flag in the section memory. 
In accordance with the present invention,- digital 
comparator 100 is a combinational circuit that logically 
compares the output data from MVT 70 against digi- 40 
tized data sample from analog interface 150. The com- 
parator can perform logical as well as arithmetic com- 
parisons with the following possible results: the data 
sample from analog interface 150 is greater than the 
data from MVT 70, the data sample from analog inter- 45 
face 150 is less than the data from MVT, or the data 
sample from analog interface 150 is equal to the data 
from MVT 70. These outputs are mutually exclusive 
and are inputted into the logic of membership value 
confirmation/disconfirmation logic 120 for conforming 50 
or disconfirming the digitized sample from analog inter- 
face 150. 
Membership value confirmatioddisconfirmation 
logic 120 uses the results from digital comparator 100 to 
determine if the digitized sample from a sensor channel 55 
is within the domain of the function for that channel. If 
so, then membership value confmation/disconfuma- 
tion logic 120 sends a confmation signal which is used 
to generate a latching signal to data/parameter interface 
logic 30. This latching signal latches the current address 60 
generated by membership valueAine switcher logic 50 
representing the current membership value for that 
digitized sample. 
Still referring to FIG. 1, the logic in membership 
value confirmatioddisconfirmation logic 120 is divided 65 
into three sections for S-, Z-, and PI-function evalua- 
tions. For Z-functions, the “data sample from analog 
interface 150 is less than data value from MVT 70’ and 
19 
“data from analog interface 150 is equal to data value 
from MVT 70” outputs from digital comparator 100 are 
logically “or’ed” together. The output from this logical 
“or’ing’’ is then logically “and’ed” with the Z-function 
bit from data/parameter interface logic 30. The Z-bit, in 
this case, enables the Z-function evaluation circuitry 
portion of membership value confirmation/disconfir- 
mation logic 120 when the Z-bit is asserted. Initially, 
Z-functions require that the data sample for analog 
interface 150 must be less than or equal to the initial 
membership threshold value in order for the conversion 
to proceed. The threshold value is the first data value 
from MVT 70 that is evaluated against the data sample 
from analog interface 150. This evaluation establishes 
whether the sample is within the domain of the chan- 
nel’s knowledge-data. If it is, the conversion continues 
comparing subsequent data values from the channel’s 
memory block MVT 70 against the data values from 
analog interface 150. Each time the condition “data 
sample from analog interface 150 less than or equal to 
data value from MVT 70” is met, membership value 
confirmation/disconfmation logic 120 sends a latching 
signal to data/parameter interface logic 30 to latch the 
current membership value represented by the address 
from membership valueAine switcher logic 50. When 
the condition is no longer met, that is, data sample from 
analog interface 150 must be less than or equal to the 
data from MVT 70, the conversion stops. This leaves 
the most recent address value from membership value/- 
line switcher logic 50 latched in data/parameter inter- 
face logic 30, representing the membership value of the 
data sample. 
Similarly, for S-function membership value conver- 
sions, the “data sample from analog interface 150 
greater than data from MVT 70” and “data sample from 
analog interface 150 equals data from MVT 70” outputs 
from digital comparator 100 are logically “or’ed” to- 
gether. The output from this “or’ing” is logically 
“and’ed” with the S-function bit from data/parameter 
interface logic 30. When the S-function bit is asserted, 
the S-function evaluation circuitry portion of member- 
ship value confirmation/disconfirmation logic 120 is 
enabled. Initially, S-functions require that the data sam- 
ple from analog interface 150 be “greater than or equal 
to” the initial membership threshold value stored in 
MVT 70 for the sensor channel selected for the conver- 
sion to proceed. Like Z-function operations, this is the 
first value from MVT 70 that is evaluated against the 
data sample from analog interface 150. If the data sam- 
ple is within this domain, the conversion continues com- 
paring subsequent data values from MVT 70 that is 
evaluated against the data sample from analog interface 
150. The threshold value is the frst value from MVT 70 
that is evaluated against the data from analog interface 
150 and its purpose is the same as for the Z-function. 
When the condition is no longer met, that is, data sam- 
ple from analog interface 150 must be “greater than or 
equal to the data value from MVT 70, the conversion 
stops. T h i s  leaves the most recent address value gener- 
ated from membership valuenine switcher logic 50 
latched in data/parameter interface logic 30, represent- 
ing the membership value of the data sample. 
The PI-function section is enabled only when the 
PI-bit from data/parameter interface logic 30 is as- 
serted. The PI-bit also enables the lower buffer in mem- 
bership valueAine switcher logic 50 for PI-function 
operations. The logic consists of a combination of the Z -  
and S-function sections as hereinbefore described in 
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detail. The output from these two sections are logically 
“or’ed” together and then the output of this or’ing logi- 
cally “and’ed” with the PI-bit. This approach handles 
the upper and lower membership value thresholds and 
data as required for the function. The Z-function sec- 
tion handles the upper half and the S-function section 
handles the lower half of the PI-function. 
When the PI-function conversion starts, the first two 
values Outputted from MVT 70 are the initial upper and 
lower membership threshold values (membership of 0), 
with the upper value evaluated first. These are the two 
data points located on the ends of the function curve. If 
the data sample from analog interface 150 is within the 
two samples, that is, “data sample greater than or equal 
to lower membership value threshold” or “data sample 
less than or equal to upper membership value thresh- 
old“ the next two values, upper and lower are com- 
pared (next membership value). The comparison contin- 
ues until the membership value is determined or the last 
value flag is detected just like Z- and S-functions. 
It should be apparent to those skilled in the art that 
for PI-functions it takes two addresses from member- 
ship valuefline switcher logic 50 for each membership 
value evaluation. For example, for membership value 0, 
two addresses therefrom are generated, 00 Hex (00H) 
and 01 Hex OIH). Byt, since the A0 bit from the counter 
in membership valuefline switcher logic 50 is now the 
most significant bit (MSB) input to MVT 70 as herein- 
before explained in the membership valuefline switcher 
logic section, address 00 Hex (Ao=O, MSB) causes the 
upper membership value threshold that resides in the 
fust address in the lower memory half of the memory 
block to be outputted from the MVT. The next sequen- 
tial address 01H (Ao= 1, MSB) causes the lower mem- 
bership value threshold that resides in the first address 
in the upper memory half to outputted. Address OIH 
from membership valuefline switcher logic 50 becomes 
01H going into MVT 70 since A0 is now the MSB. 
The fuzzy cell control logic 170 provides overall cell 
control and computer access control. This section con- 
tains the logic that includes: computer access to MVT 
70 for reconfiguration thereof; enable/disable the ap- 
propriate buffer in membership valuefline switcher 
logic 50 for S-, Z-, or PI-functions; control for selecting 
a sensor channel in membership v a l u e h e  switcher 
logic 50; the cell clocks for the cell state machine for the 
analog-to-grade of membership conversion; the cell 
state machine used for controlling the conversion pro- 
cess; and the interrupt flag to the computer when a 
conversion is complete. The logic contains a synchro- 
nizing section including a synchronizing clock that 
synchronizes the conformation/disconfmation deci- 
sion from membership value confirmation/disconfma- 
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appropriate sampling rate for raw data acquisition. 
When the computer has finished the learn mode, it 
issues an enable signal from bus interface logic 10 to 
MVT 70, clearing the inhibit function. When the instant 
5 cell is not converting a digitized sample for a sensor 
channel, the computer’s address, control, and data lines 
to MVT 70 are active, allowing the computer access to 
the contents thereof. When the instant cell is perform- 
ing an analog to grade-of-membership conversion, con- 
10 trol logic 170 outputs control signals to disable com- 
puter access to MVT 70. However, in accordance with 
the present invention, the computer can still send an 
ovemde signal that inhibits the cell if required. 
As should be evident to those skilled in the art, the 
15 signal conditioned sensor data 140 contains sensors and 
appropriate signal conditioners for measuring physical 
parameters such as pressure, temperature, vibration, 
acceleration. These are standard single-ended or differ- 
ential signals. 
Analog interface 150 performs the scaling function of 
selected sensor channel signal and the digitization of the 
scaled signal. In addition, it selects the appropriate sen- 
sor channel and the appropriate scaling for that channel 
by receiving channel and gain control bits from data/- 
25 parameter interface logic 30. These bits are then loaded 
into the analog interface by the computer by sending a 
control signal from control logic 170. The digitization 
of the selected sensor channel occurs when the com- 
puter sends a sample request signal from bus interface 
30 logic 10. The A D  conversion is performed which then 
notifies the computer and the instant cell that the A/D 
is complete by outputting an end of conversion signal or 
sample ready signal. Simultaneously, the raw digitized 
data sample is outputted to digital comparator 100 and 
35 latched in data/parameter interface logic 30 using the 
sample ready signal. The sample ready signal is also sent 
to bus interface logic 10 to notify the computer either as 
a polling or as an interrupt signal. It is an advantage of 
the present invention that this alternate way of notifying 
40 the computer is used in the learn mode when the inter- 
rupt signal ordinarily used for analog to grade-of-mem- 
bership conversion is disabled. Since sampling of each 
sensor channel can vary, the design allows for different 
channel sampling rate as long as the overall bandwidth 
Bus Interface Logic 10 provides the interface be- 
tween the computer and the instant cell. Command 
signals for reading the raw digitized sample and/or 
membership value, loading fuzzy cell data parameters, 
50 reading/writing from/to MVT 70, loading channel and 
gain selection, and inhibiting/enabling the cell opera- 
tion are performed through this interface. In accor- 
dance with the present invention, the computer has 
20 
45 is maintained. 
tion logic 120 with the instant cell’s timing clocks. The directed access to data/parameter interface logic 30 for 
cell control logic also includes a synchronizer that syn- 55 loading in fuzzy cell data parameters, reading the raw 
chronizes the A/D conversion completion with the cell digitized data sample, and reading the membership 
system clocks. value. Controls for these functions are provided by the 
The section also includes the inhibit function used computer through this interface. The computer has 
when the learn or reconfiguring mode occurs. An in- non-blocking access to perform these functions any 
hibit signal sent from the computer interface 10 will 60 time. The computer’s control signals from bus interface 
inhibit the analog to grade-of-membership conversion logic 10 has access to MVT 70 through the arbitration 
operation. Therefore, when a sample request signal is circuitry in control logic 170. This occurs when the 
sent to the instant cell and the A / D  conversion is com- computer is reconfiguring MVT 70. The computer 
plete, the sample ready signal will not start the cell in loads new knowledge-data about a particular sensor 
converting the sampled sensor data into its membership 65 channel used in membership value determination of the 
value. Rather, in accordance with the present invention, raw digitized data sample from analog interface 150. 
the cell’s conversion circuitry stays inhibited, allowing Additional signals from bus interface logic 10 also in- 




parameter interface logic 30 into analog interface 150 10 which interfaces a computer with the instant cell 
and sending the sample request signal to 150 to start the consists of micro address buffer 19 and related data 
conversion. Interface 10 also allows the sample ready buffer 18, and micro address decoder 17 and related 
signal and the interrupt flag from the instant cell to be buffer 6. Membership valueAine switcher logic block 
received by the computer. 5 50 consists of membership value generator 52 and buffer 
Still referring to FIG. 1, last value detect logic 200 is and address line switcher 54. Analog interface block 
a programmable combinational logic design used in 150 consists of programmable gainselect op-amplifier 
detecting the last value flag coming from MVT 70. The 152 and analog-to-digital converter 154. Signal condi- 
last value flag is used to terminate the analog to grade- tioned sensor data 140 consists of the sensors and signal 
of-membership conversion for that channel. When this 10 conditioning circuitry. Membership value confirma- 
unique data byte is detected by 200, an output signal is tion/disconfirmation logic block 120, consists of latch 
sent to control logic 170 for sending an interrupt to the 124 and sample data function confirmation and discon- 
computer. This event occurs when the membership fmation logic 122. Fuzzy cell control logic block 170 
value reaches 1.0 for the digitized data sample from consists of cell control logic including learn mode 172, 
analog interface 150. In accordance with the present 15 latch 174, control line bufferhwitcher 178, and fuzzy 
@vention, the design of last value detect logic 200 al- cell source clock signals 176. 
lows the last value flag to be placed anywhere in the FIGS. 4 A-B are block diagrams depicting the func- 
channel’s section of memory. Consequently, different tional flow of the analog-to-membership value conver- 
numbers of membership values can be assigned based on sion mode embodying the present invention. Referring 
memory availability. For example, if this flag is placed 20 now to FIGS. 2 and 4 A-B, the operation of the analog- 
in the twenty first address location in a given sensor’s to-membership value conversion may be understood by 
channel section of memory in MVT 70, there will be 20 tracing the flow depicted in FIGS. 4 A-B. In particular, 
membership values (increments of 0.05 up to 1.0) associ- the computer loads channel select, gain select, and func- 
ated with that sensor channel. tion select parameters into fuzzy cell parameter latch 
The data byte or word programmed into the instant 25 32. This establishes the gain and selects the multiplex 
device for detecting the last value flag is one that analog analog signal channel to sample by latching them into 
interface 150 will not produce. For example, most sen- programmable gainhhannel select op-amplifier 152 of 
sor channels are scaled such that for full-scale the A/D analog interface 150, using control signal from 17 of 10 
will produce 250 PCM counts (FAH). Therefore, the into control line bufferhwitcher 178. 
last value flag would be programmed in as 254 (FEH) 30 In accordance with the present invention, and now 
or 255 (FFH) PCM counts. It is a feature and advantage referring to FIGS. 2, 3 B and 4 A-B, the function and 
of the present invention that this way the knowledge- channel bits from 32 are applied to the upper half ad- 
data in MVT 70 does not contain the last value flag dress bits (&, A7, &, A9, Aloand Ail) of membership 
causing the conversion to end prematurely. value table 70. As shown in Tables 1-111, depicting a 
FIG. 2 depicts how the preferred embodiment of the 35 typical memory map of function or membership value 
present invention is implemented in hardware. Refer- in accordance with the present invention, this ascertains 
ring now to FIGS. 1 and 2, fuzzy cell data/parameter locations (memory blocks) in memory where the 
interface logic block 30 consists of raw data storage “knowledge-data’’ is stored corresponding to the partic- 
device 36, membership data storage device 34, and ular channel selected. 
TABLE I 
2-FUNCTION 
TYPICAL MEMORY MAP OF FUNCTION/MEMBERSHIP VALUE TABLE 
FUNCTION 
CHANNEL SELECT GRADE-OF-MEMBERSHIP 
SELECT PI(H) S(H) Z(H) (ADDRESS SPACE) 
CS3 CS2 CSI FS3 FS2 PSI As AC A3 A2 AI  Ao CONTENTS 
0 0 0 0 0 1 0 0 0 0 0 0  MTV 
1 1  I 1  1 1  1 1 1 1 1 1  1 
0 0 0 0 0 1 1  1 1  1 1  I E N D F L A G  




TYPICAL MEMORY MAP OF FUNCTION/MEMBERSHIP VALUE TABLE 
CHANNEL FUNCTION GRADE-OF-MEMBERSHIP 
SELECT SELECT (ADDRESS SPACE) 
CS3 CS2 CSI FS3 FS2 FSI A5 4 A3 A2 AI  Ao CONTENTS 
0 0 1 0  1 0  0 0 0 0 0 0  MTV 
0 0 1 0 1 0 1 1 1 1 1 1 ENDFLAG 






TYPICAL MEMORY MAP OF FUNCTIONhfEMBERSHIP VALUE TABLE 
CHANNEL FUNCTION (ADDRESS SPACE) 
GRADE-OF-MEMBERSHIP 
SELECT SELECT As k( A3 A2 Ai 
CS3 CSz CSi FS3 FSz FSi A0 GradeofMcmbenhip CONTENTS 
0 0 0 0 0 1 0 0 0 0 0 0  MTV 
1 I 1  1 1  1 1 1 1 1  0 LDV 
(Lower) 
0 1 0 1 0 0 0 1 I 1 1 1 ENDFLAG 
1 0 0 0 0 0  MTV 
(VPPer) 
LDV 
1 1  1 1  1 1 1 1 1 1 1 1  
0 0 0 0 0 1 1 1 1 1 I 1  
Thus, the PI bit of the function select is also applied 
to control line bufferhwitcher 178 to select the appro- 
priate buffer and function address line switcher 54 
which consists of two buffers, upper and lower. The 
upper buffer is for Z- and S-function operations, and the 
lower buffer is for PI-function operations. Referring to 
Tables I and 11, for S- and Z-functions, the upper buffer 
is enabled. This allows the address obtained from mem- 
bership value generator 52 to proceed to the address 
input of 70 unaltered. On the other hand, for PI func- 
tions, as shown in Table 111, the lower buffer switches 
the address lines from As, &, A3, A2, AI, Ao to Ao, As, 
&, A3, A2, A1 into membership value table 70. Since 
A0 is now the most significant bit, addresses from mem- 
bership value generator 52 result in switching between 
the upper and lower portion of the memory block in an 
alternating fashion wherein the upper memory s?ace 
has the lower membership value threshold and left half 
of the function data, and the lower memory space has 
the upper membership value threshold and right half of 
the function data. In addition, the mutually exclusive 
function select bits S, Z, and PI, also enable the appro- 
priate decision circuit in 122. 
Refemng to FIGS. 2 and 4 A-B, the computer next 
issues a sample request pulse from buffer 6 of bus inter- 
face logic circuit 10 to start the cycle of the reconfigura- 
ble fuzzy cell, in accordance with the present invention. 
FIG. 11 is a typical timing diagram which illustrates the 
chronological relationship between the various signals 
generated and used by the reconfigurable fuzzy cell. As 
depicted therein, time tCyCLE represents the time con- 
version between samples. In the extreme left column 
therein, this sample request signal, identified as 
“SMPL-RQT” is clearly seen as starting the cell cycle. 
This pulse is then applied to ADC 154 of analog 
interface circuit 150, which converts the analog signal 
from the selected analog sensor channel 140 into its 
corresponding binary representation. When this analog- 
to-digital conversion is complete, tEm representing the 
analog-to-digital conversion time in FIG. 11, ADC 154 
produces a “sample-ready” signal, which is identified as 
“SMPL-RDY.” This sample-ready signal latches the 
raw digitized sample into raw data storage device 36 of 
fuzzy cell data/parameter interface logic circuit 30. 
This, in turn, activates control line buffedswitcher 178 
of fuzzy cell control logic circuit 170 for cell operation, 
inhibits computer control access to 70, and concomi- 
tantly activates cell control logic 172 by enabling latch 
.174, resulting from the “SMPL-RDY” signal as shown 











address setup time before function/membership table 70 
is enabled. 
As shown in FIGS. 2 and 3E, latch 174 has two sig- 
nals, “cell cycle” (identified as CELL-CYCLE in 
FIG. 11) and “cell active”, which are used contempora- 
neously to enable the appropriate buffers and control 
signals. In accordance with the present invention, dur- 
ing the analog-to-membership conversions, the cell 
cycle signal disables buffer and control line access from 
the computer via 10 to membership value table 70. On 
the other hand, the cell active signal enables the cell 
buffers and controls, to access membership value table 
70 during an analog to grade-of-membership conver- 
sion. As will become clear to those skilled in the art, the 
cell cycle latch signal also enables membership value 
generator 52 whereby it may be incremented by the cell 
clocks from 172 which were additionally enabled by the 
hereinbefore described sample ready signal. 
In accordance with the present invention, the digi- 
tized sample is compared against the contents of the 
selected sensor channel’s memory block in the member- 
ship value table 70, Le., “knowledge-data,” using com- 
parator 100. The three outputs of comparator 100, cor- 
responding to less than, equal to, or greater than condi- 
tions, are communicated to sample data function confir- 
mation/disconfirmation logic circuit 120. The cell 
clocks emanating from cell control logic circuit 172 
activate latch 124. As will become clear to those skilled 
in the art, cell control logic circuit 172 controls the 
sequence of events using fuzzy cell source clock 176 as 
the system clocks. Latch 124 of membership value con- 
firmation/disconfirmation logic circuit 120 latches the 
appropriate membership value of the signal representa- 
tion generated by membership value generator 52 into 
membership data storage device 34, if the sample was 
within the particular function selected. This, of course, 
is determined by 122 of 120. The decision out signal 
indicates if the sample from 154 is within the domain of 
the function. If the sample is within the domain of the 
function, then the latch membership signal is generated 
which, in turn, latches the current address from 52 into 
34. On the other hand, if the sample is not within the 
domain of the function, then the decision out signal 
causes an interrupt to the computer indicating that the 
conversion has terminated. 
Similar to FIGS. 4A-B, FIG. 5 is a block diagram 
depicting the functional flow of the learn mode em- 
bodying the present invention. Now referring to FIGS. 
2 and 5, in accordance with the preferred embodiment 
of the present invention, the cell control operation as 
hereinbefore described is inhibited in cell control logic 
5,259,063 
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block 172. This is accomplished by sending an inhibit 
signal, Le., “DIS-CELL” (FIG. 3E), from 17 to 172. 
The computer then sends gain and channel no. select 
information to programmable gain-channel select op- 
amplifier 152 of analog interface 150. This information 
is loaded by a computer control signal received from 
178. As should be apparent to those skilled in the art, the 
indicated gain is then set in op-amplifier 152 and the 
indicated channel is selected. The computer then issues 
a sample request from 6 of 10 which is received by 
ADC 154, to start the analog-to-digital conversion. 
Again, as shown in FIG. 11, it takes tEoc to complete 
the analog-to-digital conversion. Next, ADC 154 issues 
a sample ready signal which latches the digitized sample 
into the raw data storage device 36, and this sample- 
ready condition is relayed to the computer. The com- 
puter then fetches the sample from 36 using control 
signals from 17 and 6 of bus interface logic block 10. It 
is clearly seen in FIG. 2 that buffer 6 receives the sam- 
ple-ready signal and transmits the sample-request signal. 
FIG. 6 is a block diagram depicting the functional 
flow of the mode reconfiguring the cell’s membership 
value table embodying the present invention. Referring 
now to FIGS. 2 and 6, similar to the learn mode, the 
reconfiguration mode is initiated by inhibiting the con- 
trol logic operation in cell control logic block 172. The 
function select and channel no. bits are then transmitted 
to 32 which, in turn, selects the proper memory section 
of membership value table 70. The gain bits are “don’t 
care” in this mode. The computer then transmits the 
lower address to the membership value table via 19 of 
10 to address a particular memory location in the se- 
lected section. Next, the computer transmits data from 
18 of 10 to 70 at this address location, and then transmits 
control signals from 17 and 6 through 178 and on to 70 
to write into the memory location. The computer may 
then read back this written information to verify the 
new data using the same elements from 10. 
Referring now to FIGS. 3 A-E there are seen simpli- 
fied schematic diagrams depicting the circuity corre- 
sponding to the hardware components of the preferred 
embodiment shown in the blocks depicted in FIGS. 2. 
Thus, the reconfigurable fuzzy cell is shown therein 
providing conversions of up to 8 channels of signal-con- 
ditioned sensor data. Activation of the cell begins when 
the first sample request pulse (shown in FIG. 3C as 
SMPL-RQT in analog interface circuit 150) is received 
from 6 of bus interface logic 10 thereby commencing 
conversion of the selected external input sensor channel 
from signal conditioned sensor data 140. This signal is 
applied to the digital control PGMA 152. Prior to each 
such pulse arrival, fuzzy cell parameter latch 32 (in 
FIG. 3D) is loaded with the selected channel’s function 
select 44, identified as FS1, FS2 and FS3; gain select 46, 
identified as GN1, GN2 and GN3; and channel select 
48, identified as CSl, CS2 and CS3, parameter bits by a 
central fuzzy controller or processor 170 for raw sensor 
channel data-to-membership value conversion. Func- 
tion select bits 44 and channel select bits 46, which are 
used to select the proper sensor data channel of PGMA 
152, also provide selection of the appropriate memory 
area of function/membership value table 70, Le., of the 
EEPROM, containing the “knowledge” or level-set 
data for that channel. In addition, FS3 enables the ap- 
propriate buffer in 54, depending from whether it is a S-, 
Z-, or PI-conversion. 
As will become clear to those skilled in the art, func- 
tion select bits 44 enable either the Z-, S- or PI-compare 
circuitry of sample data function confirmation/discon- 
firmation logic circuitry 122 to deduce the grade of 
membership of a select data channel sample. Gain select 
bits 46 are used to select one of the 8 possible PGMA 
5 gains available for correctly scaling the signal-condi- 
tioned sensor data 140 before it is applied to ADC 154. 
When any one of mutually exclusive function select 
lines Z(H), S(H) or PI@), corresponding to function 
select bits 44, are asserted and the digitized data sample 
10 is within the selected membership function for each 
EEPROM level-set data value, the membership value 
represented by the output of membership value genera- 
tor (8-bit counter) 52, for each selected channel EE- 
PROM address value, is latched using membership 
15 latching signal LTCH-MBR(H) exiting from latch 124 
of membership value confirmation/disconfumation cir- 
cuit 120. The membership latching signal is generated if 
the DCSN-OUT signal is asserted, indicating that the 
digitized sample from 154 is within the domain of the 
20 knowledge-data. When the sample is not defined or no 
longer defined within the membership function, 122 
output a flag indicated by signal FIN-DEC(L), or 
when the channel function end flag located in 70, indi- 
cated by signal LST-VLU(L), is detected thereby 
25 marking the end of the block for the function of that 
channel, cell control logic circuitry 170 terminates op- 
eration of the cell, leaving the most recent membership 
value latched for processor retrieval. Cell control logic 
circuitry 172 then issues interrupt signal INTRUPT(L) 
30 to the computer, clears all latches, and becomes inhib- 
ited until the next sample request pulse event occurs. 
Cell element 170 contains synchronizing circuitry to 
synchronize the results of 122 and the A/D conversion 
completion with the instant cell’s system clocks. 
In accordance with the present invention, subse- 
quently, the main processor fetches the determined 
digitized data sample’s membership value and/or the 
digitized raw data sample, latched by ADC 154 sample 
ready signal SMPL-RDY, loads the next new fuzzy 
40 cell channel parameters, issues the sample request sign$ 
SMPL-RQT signal again to ADC 154, and begins the 
process again. 
Depending upon which function is selected, the 
buffer & function address line switch 54 of the member- 
45 ship valuefline switcher logic circuitry 50 either allows 
incrementing the address of the EEPROM sequentially 
for Z- and S-functions, Le., PI(H) function bit not as- 
serted, or in an alternating manner from lower to upper 
for PI-functions, Le., PI(€€) function bit asserted, ac- 
50 complished by relating the A0 address line to the A5 
address line of the EEPROM. The address line 5 into 70 
are therefore switched from As, A4, A3, A2, AI, A0 to 
Ao, As, A4, A3, Ai, Ai, allowing the AIJ bit to alter- 
nately switch from lower to upper memory address 
55 space of the selected channel’s memory block in mem- 
bership value table 70. It will be seen that the upper 
memory space, i.e., Ao= 1, has the lower membership 
value threshold and the upper half knowledge-data of 
the function, and the lower memory space, Le., &=O, 
60 has the upper membership value threshold and the 
lower half knowledge-data of the function. Thresholds 
for all three functions are used for first assessing 
whether the digitized sensor sample is within the do- 
main of the function. 
Thus, referring again to Tables 1-111, there may be 
seen the manner in which the grade-of-membership 
address space, represented by A0 to As, cooperates with 





present invention. First refemng to Table I, there is 
seen channel select bits CS1, CS2 and CS3, with each 
containing the value 0. These settings, of course, indi- 
cate that channel 0 has been selected. There is also seen 
function select bits FSl, FS2 and FS3, with FS1 con- 
taining the value 1 and FS2 and FS3 each containing the 
value 0. Since FS1 corresponds to the Z-function, the 
value 1 contained therein selects the level-set data 
(knowledge-data) therefor. Accordingly, the lower 
address space depicted by the first row corresponds to 
the membership threshold value for the Z-function. 
Similarly, the upper address space depicted by the last 
row corresponds to the end flag. 
Similarly, Table I1 shows channel select bits CS1, 
CS2 and CS3, with CS1 containing the value 1 and CS2 
and CS3 each containing the value 0. These settings 
indicate that channel 1 has been selected. There is also 
Seen function select bits FS1, FS2 and FS3, with FS2 
containing the value 1 and FS1 and FS3 each containing 
the value 0. Since FS2 corresponds to the S-function, 
the value 1 contained therein selects the level-set data 
(knowledge-data) therefor. Accordingly, the lower 
address space depicted by the first row corresponds to 
the membership threshold value for the S-function. 
Similarly, the upper address space depicted by the last 
row corresponds to the end flag. 
Table I11 shows channel select bits CS1, CS2 and 
CS3, with CS2 containing the value 1 and CS1 and CS3 
each containing the value 0. These settings indicate that 
channel 2 has been selected. There is also seen function 
select bits FS1, FS2 and FS3, with FS3 containing the 
value 1 and FS2 and FS3 rach containing the value 0. 
Since FS3 corresponds to the PI-function, the value 1 
contained therein selects the level-set data (Knowledge- 
data) therefor. Accordingly, the first address of the 
lower address space depicted by the first row with 
Ao=O, As=O, &=O, A3=O, A2=0, and A1=0, corre- 
sponds to the upper membership threshold value 
(MTV) for the PI-function. The address space depicted 
by the second row with Ao=O, As= 1, &= 1, A3= 1, 
A2=l, and A1=0, corresponds to the last data value 
(LDV) for the left half of the PI-function. The address 
space depicted by the third row with Ao=O, As=l, 
&=l, &=I,  A2=l, and Ai=],  corresponds to the 
99 
LL 
bership value per pair, lower and upper, of level-set 
data values. It should also be clear to those skilled in the 
that the computer simply performs a single shift 
right of the contents of 34 to arrive at the membership 
5 function for the data sample. This, of course, is only for 
PI-functions. Hence, for PI-functions only and to main- 
tain symmetry, there should preferably be N odd ad- 
dress locations in a particular block of the EEPROM, 
where the total address space would be divided be- 
10 tween the upper and lower allowable parameters stored 
with the remaining or last address being used for the 
end flag. 
Referring to the circuitry shown in FIGS. 3A-E, 
there are 31 each of upper and lower parameters and an 
15 end flag at the last or 63rd address. The first 2 values in 
70, upper and lower, establish the membership value 
threshold of the PI-function. If the sample is not within 
these two values, the conversion is terminated. Other- 
wise, comparator 100 continues comparing the digitized 
20 sample from 154 using function table level-set data val- 
ues from 70 until the membership value is ascertained or 
the end flag signal LST-VLU(L) is detected. 
For Z- and S-membership functions, the first EE- 
PROM value fetched is the membership value threshold 
25 which establishes initial confirmatioddisconfirmation 
of the data sample which the instant reconfigurable 
fuzzy cell is assessing. Afterwards, the lower address of 
the EEPROM is incremented sequentially until the 
sensor data sample's membership value is ascertained or 
30 the end of the channel's function table memory block is 
reached. 
In accordance with the present invention, for all 3 
membership functions, the last value residing in the 
appropriate memory space is the end flag for terminat- 
35 ing the conversion, Le., membership value of data sam- 
ple is 1.0. For Z- and S-functions, this termination oc- 
curs at the N=64 address space, Le., at the bottom of 
memory space. For PI-functions, the end flag resides at 
N- 1 or at the N = 63 address space to maintain symme- 
40 try. It is a feature of the present invention that this 
approach for delimiting the level-set data for a given 
channel allows the flexibility of changing the number of 
membership values represented by the 8-bit counter 
embodying membership value generator 52 without 
end flag which is detected by 200 to terminate the con- 45 impacting the hardware. 
version. The first address of the upper address space The central processor reconfigures functiodmem- 
depicted by the fourth row with Ao= 1, As=O, &=O, bership value table 70 by first issuing a cell reset com- 
A3=O, A2=0, and A1=0, corresponds to the lower mand signal C-OFF at micro address buffer 19 and 
membership threshold value for the PI-function. Simi- transmitting it to cell control logic block 172 of cell 
larly, the address space depicted by the last row with 50 control logic circuitry 170. As should be evident to 
Ao=l, A5=l, & = I ,  A3=l, A2=l, and A1=0, corre- those skilled in the art, this insures that the cell is dis- 
sponds to the last data value for the right half of the abled and that the interface buffers are enabled to the 
PI-function. cell for processor access. With the sample request 
Still referring to the PI function in Table 111, it should SMPL-RQT signal off (controlled by the central pro- 
be apparent to those skilled in the art that & is used to 55 cessor), the function and channel select bits are used for 
alternately switch between the upper and lower half of selecting the appropriate memory region of the EE- 
the address space within the channel's section of mem- PROM, and using the lower 6 address bits, load the new 
ory in 70. To maintain symmetry, 31 upper and 31 lower level-set data that constitutes the membership function 
address spaces are used for determining membership for the channel selected. It should be clearly understood 
values. The 63rd address space is used for the end flag. 60 that although the interface shown in the schematic in 
In the actual circuit, of course, A0 alternates between FIGS. 3 A-E incorporates a 8-bit synchronous proces- 
values 1 and 0 each time the membership value genera- sor, simple circuit modifications would permit 16- or 
tor 52 is incremented. 32-bit asynchronous processors to be used. 
As should be clear to those skilled in the art, the For any function selected the data contained in the 
incremental alternating address for PI-functions allows 65 EEPROM represents the knowledge response/output 
switching between lower and upper half of the address of sensor data in a digital form of the process/mechanis- 
space containing the corresponding upper and lower tic system being monitored. For each data value in 70, a 
abscissa parameters of the function to allow one mem- membership value is assigned which is represented by 
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the address generated, i.e., the ordinate of the member- for a particular channel, Le., level-set data of the func- 
ship function, by membership value generator 52. For tion, the fuzzy controller dumps the data into EE- 
PI-functions, a membership value is assigned to each PROM in the address order that the data address is to 
X(N) lower and X(N) upper pair of values. For S- and represent the membership value of sensor data samples. 
Z-functions, only one membership value is assigned to 5 That is, for Z-, S-functions, the first value if the mem- 
each data value in 70. For example, the Z-function bership value threshold; for PI-functions, the first two 
could have digital value 80 hex as address 00 hex lo- values, stored in alternating A0 bit, are the membership 
cated in membership value table 70. Therefore, if the value thresholds, Le., the upper and lower thresholds, 
digitized value obtained from the reconfigurable fuzzy respectively. Subsequent values are loaded until the 
cell’s ADC 154 is determined in comparator 100 to be 10 final value is the end flag for the current memory re- 
less than or equal to this value, its initial membership gion. 
value would be 0. Consequently, the membership value Referring again to FIG. 11, there may be seen the 
generator 52 would be incremented and the next com- chronological relationship between the various signals 
pare performed in comparator 100. This sequence con- generated and used by the reconfigurable fuzzy cell, 
tinues until one of the hereinbefore described two con- 15 based upon typical timings therefor. As depicted 
ditions for cell cycle membership value conversion therein, time tCycLE represents the time conversion 
tehination occurs: either the sensor data sample’s . between samples; tEm represents the analog-to-digital 
membership value is determined or the end of the chan- conversion time; tAsurepresents the address setup time 
nel’s function table memory region is reached. before function/membership table 70 is enabled; t L m  
It should be clear to those skilled in the art that the 20 represents the address-to-membership latch time; tpT 
values stored in membership value table 70 represent represents the maximum interrupt processing time be- 
the maximum value an analog-to-digital converter fore the next sample; tL,qorepresents the time that mem- 
would output due to quantization and other system bership latch to function/membership table is disabled; 
error. For example, if 80 hex were known to the mem- and IPD represents the interrupt pulse duration. Thus, 
bership value threshold of the measured process, then a 25 there is shown the duration of the sample request 
1 pcm count should preferably be added yielding 81 hex SMPL-RQT and sample ready SMPL-RDY signals 
as the value to store at address 00 hex for that channel/- in tEX. It is seen that interrupt pulse, identified as “IN- 
function selected. TRUPT,” has duration IPD which is cause either by the 
In accordance with the present invention, the design membership value being determined or by end-flag 
of the last value detect logic 200 permits the flexibility 30 detection. Address 00H is shown containing the first 
of reprogramming the end flag LST-VLU(L). This is compare value. For Z- and S-functions this corresponds 
accomplished by preferably using erasable programma- to the membership threshold value. For PI-function, 
ble logic array devices (EPLA) as shown in FIGS. 3A this corresponds to the upper threshold value; the lower 
and E. Hence, if the number of membership values threshold value is contained in the second address, 
requirement changes, the erasable programmable logic 35 namely, OlH, which is generated by the first member- 
array (EPLA) may easily be reprogrammed or even ship value generator clock pulse M B R C L K  if the data 
replaced with another EPLA. By situating the EPLA sample 154 was less than or equal to the upper threshold 
where it monitors the EEPROM output, the end flag value. 
can, in turn, be situated anywhere in a particular chan- FIGS. 7, 8 and 9 show how the preferred embodi- 
ne1 function memory region. Hence, for the circuit 40 ment of the present invention represent Z-, S-, and PI- 
depicted in FIGS. 3A-E, the Z- and S-functions have a functions, respectively. Specifically refemng to FIG. 7, 
max memory region of 64 address. It should be noted, there is seen temperature measurement data collected 
however, that the end flag could be situated at the 32 on channel 0. The raw temperature data measured in 
address location, or any other address within that re- F and the scaled hex value equivalent or knowledge- 
gion to accommodate N membership values for a given 45 data are shown on the horizontal axis. For example, 0’ 
channel/function combination. As should be evident to F. is equivalent to 00 hex, 20’ F. is equivalent to 30 hex, 
those skilled in the art, the end flag should be a value 90” F. is equivalent to BO hex, and 150’ F. is equivalent 
not ordinarily digitized sensor data. As should be evi- to FA hex. The vertical axis shows the membership 
dent from FIGS. 3A and E, the circuit has the capabil- value in the conventional 0.0 to 1.0 range and the hex 
ity to extend the number of membership values to 256 50 address representation thereof generated by member- 
for S- and Z-functions, and to 127 for PI-functions. ship value generator 52 in accordance with the present 
As hereinbefore described, a learn mode is available invention. In this example, the membership function 
under the present invention. Still refemng to FIGS. 3A shown in FIG. 7 represents the fuzzy set “somewhat 
and E, the disable-cell DIS-CELL, clear-inhibit cold” for channel 0. 
CLR-INHBT(L), and cell-inhibit CELL-INHBT(L) 55 The memory map in membership value table 70 is 
signals can be invoked in block 172 of cell control logic depicted in Table IV. Addresses All, A10 and A9 con- 
circuit 170 to permit only data acquisition of digitized tain the information stored in channel select bits, CSl, 
sensor data using the sample request SMPL-RQT sig- CS2, and CS3. Addresses As, A7 and A6 contain the 
nal from 6, micro address decode 17, raw data storage information stored in function select bits, FS1 (Zfunc- 
36, control signals from 178, and the gain and channel 60 tion), FS2 (S-function), and FS3 (PI-function). Since 
select bit from 32. Upon completion of the conversion this example relates to the Z-function for channel 0, the 
process, the sample ready SMPL-RDY signal is sent to values stored in memory are A11 =0, A10=0, and 
central fuzzy controller via 6 to read from the raw data Ag=O; Ax=O, A7=O, and Ab= 1. As hereinbefore de- 
storage device 36. This mode allows the digital raw data scribed in detail, these values are obtained from cell 
acquired from the selected sensor channel to be used in 65 parameter latch 32. The grade-of-membership represen- 
a learning/fuzzy algorithm located in the computer to tation in increments of 0.1 are shown with the hex value 
determine membership values. When the learning- thereof, as obtained from membership value generator 
/membership value determination has been completed 52. 
26 
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To illustrate the application of the fuzzy level-set 
information depicted in Table IV, suppose that channel 
0 when sampled and digitized has a value of 68 hex. 
measurement has a degree of membership of 0.6 in the 
fuzzy set “somewhat cold.” 




CHANNEL N N C -  GRADE-OF-MEMBERSHIP 
TION 
SELECT SELECT REPRESENTATION 
CS3 CS2 CSl PI S 2 MEMBER- ADDRESS 
A11 AIO A9 A8 A7 A6 SHIP A3 A4 A3 A2 At A0 CONTENTS 
0 0 0 0 0 1  0 0 0 0 0 0 0 (Membership Value 
Threshold) FAH 
0 0 0 0 0 1  .1 0 0 0 0 0 1  FOH 
0 0 0 0 0 1  .2 0 0 0 0 1 1  EOH 
COH 
BOH 
0 0 0 0 0 1  .3 0 0 0 1 1 0  
0 0 0 0 0 1  .4 0 0 0 1 0 0  
0 0 0 0 0 1  .5 0 0 0 1 0 1  90H 
0 0 0 0 0 1  .6 0 0 0 1 1 0  70H 
0 0 0 0 0 1  .7 0 0 0 1 1 1  50H 
0 0 0 0 0 1  .8 0 0 1 0  0 0  30H 
0 0 0 0 0 1  .9 0 0 1 0 0 1  2OH 
0 0 0 0 0 1  1.0 0 0 1 0 1 0  OOH 
0 0 0 0 0 1  0 0 1 0 1 1  (End Flag) FEH 
Table V shows the processing which would occur in pressure measurement data collected on channel 6. The 
25 raw pressure data measured in psia and the scaled hex 
value equivalent or knowledge-data are shown on the 
horizontal axis. For example, 3 psia is equivalent to 05 
hex, 9 psia is equivalent to 30 hex, 20 psia is equivalent 
to A0 hex, and 34 psia is equivalent to FA hex. The 
MEMBERSHIP VALUE OUTPUT COMPARISON 30 vertical axis shows the membership value in the conven- 
GENERATOROUTPUT CON- (CONFIRM/ tional 0.0 to 1.0 range and the hex address representa- 
A3 A( A3. A2 AI  A0 TENTS DISCONFIRM) tion thereof generated by membership value generator 
0 0 latched  FA^ 68HsFAH yes 52 in accordance with the present invention. In this 
o o 0 0 o 1 latched FOH 68HSFOH :‘es example, the membership function shown in FIG. 8 
accordance with the present invention. 
TABLE V 
2-FUNCTION 
CHANNEL 0 WITH DIGITIZED VALUE OF 68H 
MVT 
0 0 0 0 1 0 latched EOH 68HSEOH 35 represents the fuzzy set  “slightly low pressure” for 
0 0 0 1 0 0 latched BOH 68HSBOH yes 
0 0 0 I 0 1 latched 90H 68HS90H ves The memory map in membership value table 70 is 
0 0 0 0 1 1 latched COH 68HSCOH y e  channel 6. 
o o o I I o latched 70H 68HZ70H yes depicted in Table VI. Addresses A i l ,  AIO and Ag con- 
0 0 0 1 1  l n o t  50H 68HdSOH no tain the information stored in channel select bits, CS1, 
41, CS2, and CS3. Addresses As, A7 and A6 contain the 
information stored in function select bits, FS1 (Z-func- 
tion), FS2 (S-function), and FS3 (PI-function). Since 
In particular, shown therein are the values of the this example relates to the S-function for channel 6, the 
membership value generator output, membership value values stored in memory are A l l =  1, AIO= 1, and 
table (MVT) output, and the comparison based upon 45 A9=0; Ag=O, A7= 1, and Aa=O. As hereinbefore de- 
confirmation/disconfirmation logic. Thus, as depicted scribed in detail, these values are obtained from cell 
in the extreme right column, each MVT output value is parameter latch 32. The grade-of-membership represen- 
compared against the particular threshold value until tation in increments of 0.1 are shown with the hex value 
either a “no” result to the less-than-or-equal-logical thereof, as obtained from membership value generator 
condition or the end flag is reached. In this example, the 50 52. 
membership value obtained is “OO0110” corresponding TO illustrate the application of the fuzzy level-set 
to 70 hex, in turn, corresponding to a grade-of-member- information depicted in Table VI, suppose that channel 





CHANNEL N N C -  GRADE-OF-MEMBERSHIP 
TION 
SELECT SELECT REPRESENTATION 
CSl c s 2  cs3 PI s 2 ADDRESS 
All A10 A9 Ag A i  A6 MEMBERSHIP A3 A4 A3 A2 Ai A0 CONTENTS 
1 I O  0 1 0  0 0 0 0 0 0 0 (Membership Value 
Threshold) 5H 
1 1  0 0 1 0  .1 0 0 0 0 0 1  15H 
1 1  0 0 1 0  .2 0 0 0 0 1 0  30H 
1 1  0 0 1 0  .3 0 0 0 0 1 1  43H 
1 I O  0 1 0  .4 0 0 0 1 0 0  bOH 
1 1  0 0 1 0  .5 0 0 0 1 0 1  75H 







CHANNEL N N C -  GRADE-OF-MEMBERSHIP 
TION 
SELECT SELECT REPRESENTATION 
CSl c s 2  c s 3  PI s z ADDRESS 
Ai1 Ai0 A9 Aa Ai  A6 MEMBERSHIP AS A4 A3 A2 AI  Ao CONTENTS 
1 I O  0 1 0  .7 0 0 0 1 1 1  AOH 
1 1 0  0 1 0  .8 0 0 1 0 0 0  COH 
1 1  0 0 1 0  .9 0 0 1 0 0 1  EOH 
1 1  0 0 1 0  1.0 0 0 1 0 1 0  FAH 
1 I O  0 1 0  0 0 1 0 1 1  (End Flag) FEH 
Table VI1 shows the processing which would occur in 15 volts and 132 pcm are each equivalent to 84 hex; and 5.2 
accordance with’ the present invention. volts and 252 pcm are each is equivalent to FC hex. The 
vertical axis shows the membership value in the conven- 
tional 0.0 to 1.0 range and the hex address representa- 
tion thereof generated by membership value generator 
20 52 in accordance with the present invention. In this 
MEMBERSHIP VALUE OUTPUT COMPARISON example, the membership function shown in FIG. 9 
The memory map in membership value table 70 is As A4 A3 Ai AI  Ao TENTS DISCONFIRM) 
0 0 0 0 0 latched O5H 36Hs05H yes depicted in Table VIII. Since this example relates to the 
25 PI-function for channel 4, the values stored in memory 0 0 0 0 0 1 latched 15H 36HS15H 0 0 0 0 1 0 latched 30H 36HS30H yes 
0 0 0 0 l l n o t  431.1 3 6 ~ ~ 4 3 ~  no are Ai i= l ,  Aio=O, and A9=O; Ag=l, A7=0, and 
A6=O. As hereinbefore described in detail, these values 
0 0 0 1 0 0  60H are obtained from cell parameter latch 32. The grade-of- 
membership representation in increments of 0.1 are 0 0 0 1 0 1  75H 0 0 0 1 1 0  90H 
0 0 0 1 1 1  30 shown with the hex value thereof, as obtained from 
0 0 1 0 0 0  membership value generator 52. As hereinbefore de- 
0 0 1 0 0 1  scribed in detail, the first series of rows with member- 
ship value from 0 to 1.0 correspond to lower address 
membership value generator output, membership value thresholds and knowledge-data for the right half of the 
tion/disconfirmation logic. Thus, as depicted in the series of rows with membership value from 0 to 1.0 
extreme right each MVT Output is correspond to upper address space containing the lower 
pared against the particular threshold value until either limit membership value thresholds and knowledgemdata 
a “no” result to the greater-than-or-equal logical condi- for the left half of the curve. 
tion or the end flag is reached. In this example, the 
membership value obtained is “oooO10” corresponding For PI-function operations, the function select PI bit 
to 30 hex, in turn, corresponding to a grade-of-member- enables the lower buffer which switches the member- 
ship of approximately 0.2. Therefore, the pressure mea- ship value generator address lines into the lower ad- 
surement has a degree of membership of 0.2 in the fuzzy 45 dress space of the membership value table 70 from A5, 
set “slightly low pressure.” A4, A3, A2, Ai, Ao to Ao, -45, A4, A3, A2, AI, allowing 
Now specifically referring to FIG. 9, there is seen the A0 bit to alternately switch from lower to upper 
target measurement data, conforming to the character- memory address space for each clock pulse 
istics depicted in FIG. 10, tracked on channel 4. The M B R C L K  applied to 52. Therefore, when the recon- 
raw target data measured in voltage and pcm counts 50 figurable cell is active, in accordance with the present 
and the scaled hex value equivalent or knowledge-data invention, and the membership value generator (with 
are shown on the horizontal axis. For example, 0.24 Ao alternating) is being incremented, the membership 
volts and 12 pcm are each equivalent to OC hex; 2.6 value table has the configuration shown in Table VIII. 
TABLE VI1 
S-FUNCTION 
CHANNEL 6 WITH DIGITIZED VALUE OF 36H 
MVT 
GENERATOR CON- (CONFIRM/ represents the fuzzy set “reasonably on target.” 
yes 
latched 
In Particular, shown therein are the values of the 
table OUtPUt, and the comparison based upon confirma- 
space containing the upper limit membership value 
curve, with the end flag being the last byte. The second 
TABLE VI11 
PI-FUNCTION 
OUTPUT ADDRESS FROM 
MEMBERSHIP VALUE SWITCHER TO MEMBERSHIP MEMBERSHIP 
As A4 A3 Ai  AI  Ao Ao As A4 A3 A2 AI  OUTPUT VALUE 
0 0 0 0 0 0  0 0 0 0 0 0 FCH 0 
0 0 0 0 0 1  1 0  0 0 0 0 OOH 0 
0 0 0 0 1 0  0 0 0 0 0 1 FAH . 1  
0 0 0 0 1 1  1 0  0 0 0 1 OCH . I  
0 0 0 1 0 0  0 0 0 0 1 0  FOH .2 
0 0 0 1 0 1  1 0  0 0 1 0  18H .2 
0 0 0 1 1 0  0 0 0 0 I 1  E4H .3 
0 0 0 1 1 1  1 0  0 0 1 1  24H .3 
0 0 1 0 0 0  0 0 0 1 0  0 D8H .4 
0 0 1 0 0 1  I O  0 1 0  0 30H .4 







OUTPUT ADDRESS FROM 
MEMBERSHIP VALUE SWITCHER TO MEMBERSHIP MEMBERSHIP 
A5 A4 Aa A2 Ai Ao Ao A5 A4 A3 A2 A I  OUTPUT VALUE 
0 0 1 0 1 0  0 0 0 1 0  1 CCH .5 
0 0 1 0 1 1  1 0  0 1 0  I 3CH .5 
0 0 1 1 0 0  0 0 0 1 1  0 COH .6 
0 O l l O I  1 0  0 1 1  0 48H .6 
0 0 1 1 1 0 0  0 0 1 1 1  B4H .7 - 
0 0 1 t I 1 1  0 0 1 1 1  53H .7 
0 1 0 0 0 0  0 0 1 0  0 0 A8H .8 
0 1 0 0 0 1  1 0  1 0  0 0 60H .8 
0 1 0 0 1 0  0 0 1 0  0 1 9CH .9 
0 1 0 0 1 1  1 0  1 0  0 1 6CH .9 
0 1 0 1 0 0  0 0 I O  1 0  90H 1 .o 
- 0  1 0 1 0 1  1 0  1 0  1 0  78H 1 .O 
0 l o l l 0  0 0 1 0  1 1  FEH END FLAG 
GENERATOR VALUE TABLE VALUE MEMBERSHlP 
TO illustrate the application of the fuzzy level-set 2~ 4 when sampled and digitized has a value of 4.2 volts or 




CHANNEL FUNCTION MEMBER- GRADE-OF-MEMBER- 
SHIP 
SELECT SELECT SHIP REPRESENTATION 
All A10 A9 A8 A; A6 VALUE A5 A4 A3 A2 A1 Ao CONTENTS 
1 0 0 1 0 0  0 0 0 0 0 0 0 FCH(Upper 
Threshold 
Value) 
1 0 0 1 0 0  .I  0 0 0 0 0 1 FAH 
1 0 0 1 0 0  .2 0 0 0 0 1 0 FOH 
1 0  0 1  0 0 ..3 0 0 0 0 1 1 E 4 H  
1 0 0 1 0 0  .4 0 0 0 1 0 0 D8H 
1 0 0 1 0 0  .5 0 0 0 1 0 1 CCH 
1 0 0 1 0 0  .6 0 0 0 1 1 0 COH 
1 0 0 1 0 0  .7 0 0 0 1  1 1 B 4 H  
1 0 0 1 0 0  .8 0 0 1 0 0 0 A8H 
1 0 0 1 0 0  .9 0 0 1 0 0 1 9CH 
1 0 0 1 0 0  1.0 0 0 1 0 1 0 W H  
1 0 0 1 0 0  0 0 1 0 1 1 F E H G N D F L A G )  
1 0 0 1 0 0  0 1 0 0 0 0 0 OOH(Lower 
Threshold 
Value) 
1 0 0 1 0 0  .1 l O O O O l O C H  
1 0 0 1 0 0  .2 1 O O O l O 1 8 H  
1 0 0 1 0 0  .3 1 O O O 1 1 2 4 H  
1 0 0 1 0 0  .4 1 0 0  1 O O 3 O H  
1 0 0 1 0 0  .5 1 0 0 1 0 1 3CH 
1 0 0 1 0 0  .6 1 0 0 1 1 0 ISH 
1 0 0 1 0 0  .7 1 0 0 1 1 1 5 3 H  
1 0 0 1 0 0  .8 1 0  1 O O O 6 0 H  
1 0 0 1 0 0  .9 1 0 1 0 0 1 6 C H  
1 0  0 1  0 0 1.0 1 0 1 0 1 0 7 8 H  
Table X shows the processing which would occur in 
accordance with the present invention. 
TABLE X 
PI FUNCTION 
CHANNEL 4 WITH DlGlTlZED VALUE O F  4.2 VOLTS OR CDH 
MEMBERSHIP 
MEMBERSHIP VALUE VALUE . 
TABLEOUTPUT COMPARISON GENERATOR 
A5 44 A3 A2 AI 41 
0 0 0 0 0 0  
0 0 0 0 0 1  
0 0 0 0 1 0  
0 0 0 0 1 1  
0 0 0 1 0 0  
0 0 0 1 0 1  
0 0 0 1 1 0  
0 0 0 1 1 1  
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CHANNEL 4 WITH DIGITIZED VALUE OF 4.2 VOLTS OR CDH 
MEMBERSHIP 
MEMBERSHIP VALUE VALUE 
GENERATOR TABLEOUTPUT COMPARISON 
0 0 1 0 0 1 not latched CCH upper threshold CDHZCCH yes 
In particular, shown therein are the values of the 
membership value generator output, membership value 
table output, and the comparison based upon confirma- 
tion/disconfirmation logic. Thus, as depicted in the 
extreme right column, each MVT output value is com- 
pared against the particular pair of upper and lower 
threshold values, in turn, until either a “no” result alter- 
nately to the less-than-or-equal logical condition or the 
end flag is reached. In this example, the membership 
value obtained is “001001” corresponding to CC hex, in 
turn, corresponding to a grade-of-membership of ap- 
proximately 0.4. Therefore, the target measurement has 
a degree of membership of 0.4 in the fuzzy set “reason- 
ably on target.” 
It should be clearly understood that there are other 
variations and alternative embodiments of the present 
invention without deviating from the concept thereof. 
It is an advantage and feature of the present invention 
that a highly flexible reconfigurable electronic circuit 
that allows high throughput raw data to grade of mem- 
bership conversions is provided. As an example, the 
signal conditioned, multiplex sensor input and the ana- 
log-to-digital converter could be replaced with a dis- 
crete input port or ports that would at timed intervals 
provide digital words representing other mechanistic 
inputs such as speech, spectral features, e.g., energy, 
frequency, or time duration in a certain spectrum of a 
spoken word such as in speech recognition. As another 
example, based on the present invention’s flexibility, an 
additional dedicated state machine concomitantly with 
a digital-to-analog converter to provide a simplified cell 
controller for monitor and control of a given process. 
Thus, parameters such as pressure and acceleration or 
motion in robotics would each be sampled and con- 
verted into their binary representation, and then into 
their membership values. For a two-input data configu- 
ration, as an illustration, both membership values would 
be applied to a table-driven max/min state machine that 
would determine the fuzzy value result. This value 
would, in turn, be fed to a membership-to-binary value 
translator containing the knowledge of the system 
which would be fed to the digital-to-analog converter’s 
input. The output of the digital-to-analog converter 
would be correction voltage for controlling physical 
systems, e.g., motor speed of water inlet or pressure 
valve. 
The cell design within the concept of the present 
invention could also be used for logging membership 
values of a given channel over a period of time before 
an interrupt is issued to the central fuzzy controller or 
processor. This, of course, would allow blocks of mem- 
bership values to be acquired for each channel before 
any processing, i.e. fuzzy mathematics, is performed. 
With the aid of an additional EEPROM complex 
functions can be realized allowing unlimited capability 
in accommodating virtually any function. The output 
address of the membership value generator would select 
EEPROM NO. 1 containing the data of the fuzzy level- 
set value and EEPROM No. 2 containing the associated 
membership values. For each knowledge-data value in 
EEPROM No. 1, EEPROM NO. 2 outputs the associ- 
10 ated membership value. If the raw digital samples are 
within the level-set of the membership function, the 
membership value from EEPROM No. 2 is then 
latched. 
The present invention’s capability of converting raw 
l5 data, either analog or discrete, into its grade-of-mem- 
bership solely in hardware allows for a high throughput 
real time fuzzy system as heretofore unknown in the 
prior art, which has been based upon software imple- 
mentations of conversion schemes. Furthermore, the 
2o flexibility of the hardware allows ease of membership 
function changes as new requirements occur, avoiding 
costly hardware changeover and down times. The pres- 
ent invention’s ability to handle multi-input sensor data 
makes its use attractive in embedded real time fuzzy 
25 systems where different mechanistic inputs from a sin- 
gle physical system are to be treated mathematically by 
a fuzzy controller. In addition, the modular design al- 
lows a building block approach to more sophisticated 
fuzzy system applications. 
It is an important advantage of the present invention 
that the data of the level-sets which make up the Z-, S- 
and PI-functions, or combinations thereof, can be 
readily reprogrammed with the hardware remaining in 
35 situ and on-line. The flexible design inherent in the 
present invention is based on-line system reconfigurabil- 
ity: the internal firmware that controls the reconfigura- 
ble cells function selection and channel selection in 
multi-input data systems and its select channel member- 
cell’s modular design enables multiple fuzzy cells to be 
integrated together as membership coprocessors in a 
distributive fuzzy system. The cell’s design allows dif- 
ferent digital interface options since its design is not 
Moreover, the hardware comprising the present in- 
vention can be reconfigured for learning only where 
digitized raw data from a select channel is acquired 
from a process running and upon determination of the 
50 level-set data comprising the membership function for 
that channel by a central fuzzy controller/processor, 
the particular channels memory block of the EEPROM 
can be reconfigured. It is another advantage of the 
55  present invention that since the circuit components are 
off-the-shelf, it is possible to implement a version 
thereof using application-specific integrated circuits to 
arrive at a comparable one-chip fuzzy cell solution in 
embedded applications such as embedding a single 
channel version of the instant cell into a sensor. 
Other variations and modifications will, of course, 
become apparent from a consideration of the features 
hereinbefore described and depicted. Accordingly, it 
should be clearly understood that the present invention 
65 is not intended to be limited by the particular features 
hereinbefore described and depicted in the accompany- 
ing drawings, but that the concept of.the present inven- 
tion is to be measured by the scope of the claims herein. 
30 
40 ship functions reprogramming capability. Also, the - 





I claim: containing said selected level-set data have reached a 
1. In a computer system, an in situ reconfigurable last value condition. 
fuzzy cell for converting raw analog sensor data into 8. The reconfigurable fuzzy cell described in claim 1, 
membership value in fuzzy sets based upon comparison wherein said data/parameter interface means includes 
with a Z-, S-, or PI-function level-set, or a hybrid 5 pluralities of gain, membership function, and channel 
thereof, said reconfigurable fuzzy cell comprising: selection parameters and said selected parametric s ig  
nonvolatile memory means for storing bits of data nals represent selections from each plurality. 
corresponding to said Z-, S-, or PI-function level 9. The reconfigurable fuzzy cell described in claim 1, 
set in a plurality of address spaces; wherein said dawparameter interface means includes 
daWparameter interface means for storing digital 10 raw digital sensor data storage means and membership 
representation of the sensor data, said membership value data storage means. 
value of the sensor data, and parametric informa- 10. The reconfigurable fuzzy cell described in claim 
tion and transmitting portions of said parametric 1, wherein said analog interface means includes a pro- 
information as selected parametric signals; grammable gain operational amplifier means for scaling 
control circuit means for controlling and coordinat- said sensor data based upon said parametric signals. 
ing the operation of said reconfigurable fuzzy cell 11. The reconfigurable fuzzy cell described in claim 
by generating control signals and using parametric 1, wherein said analog interface circuit means respon- 
signals; sive to said control signals by said computer system 
analog interface circuit means responsive to said con- generates said digital representation of said sensor data. 
trol signals and containing a plurality of sensor 2o 12. The reconfigurable fuzzy cell described in claim 
channels, for receiving and converting said analog 1, wherein any selected portion of said level-set data 
sensor data into said digital representation thereof stored in said membership table means is reconfigurable 
in response to said parametric signals; in situ. 
membership value circuit means responsive to said 13. In a computer system, an in situ reconfigurable 
control signals, for determining the membership 25 fuzzy cell for converting raw analog sensor data into 
value of said digital representation of said sensor membership value fuzzy sets based upon comparison 
data from each of the plurality of sensor channels with a Z-, S-, or PI-function level-set, or a hybrid 
based upon said selected parametric signals; and thereof, said reconfigurable fuzzy cell comprising: 
bus interface circuit means also responsive to said 3o nonvolatile memory means for storing bits of data 
control signals, for transmitting selection of said corresponding to said Z-, S-, or PI-function level 
parametric signals to said data/parameter interface set in a plurality of address spaces; 
means and transmitting said digital representation control circuit means for controlling and coordinat- 
of said sensor data and said membership value of ing the operation of said reconfigurable fuzzy cell 
said sensor data to said computer system. by generating control signals and using parametric 
2. The reconfigurable fuzzy cell described in claim 1, signals; 
wherein said membership value circuit means includes data/parameter interface means including gain, func- 
membership table means contained in said nonvolatile tion and channel selection parameters which may 
memory means and storing level-set data for each said be transmitted as parametric signals, for storing and 
function. 40 transmitting said parametric signals, and further 
3. The reconfigurable fuzzy cell described in claim 2, including raw digital sensor data storage means and 
wherein said membership value circuit means includes level-set membership data storage means; 
line switcher means to select, in accordance with said analog interface circuit means responsive to said con- 
selected parameter signals, the appropriate of said plu- trol signals and containing a plurality of sensor 
rality of address spaces in said nonvolatile memory 45 channels, for receiving and converting said analog 
means containing said level-set data for comparison sensor data into digital representation responsive to 
with said digital representation of said sensor data. said parametric signals; said analog interface circuit 
4. The reconfigurable fuzzy cell described in claim 3, means including a programmable gain operational 
wherein said membership value circuit means further amplifier means for scaling said sensor data based 
includes comparator means to deduce membership 50 upon said parametric signals; 
value. membership value circuit means responsive to said 
5. The reconfigurable fuzzy cell described in claim 4, control signals, for determining the membership 
wherein said membership value circuit means further value of said digital representation of said sensor 
includes membership value generating means for re- data in said level-set selected based upon said para- 
trieving said level-set data based upon said address 55 metric signals; said membership value circuit com- 
spaces selected by said line switcher means, for compar- prising: 
ison with said digital representation of said sensor data membership table means contained in said nonvolatile 
in said comparator means. memory means and storing level-set data for each 
6. The reconfigurable fuzzy cell cfescribed in claim 5, said function; 
wherein said membership value circuit means further 60 h e  switcher means to select, in accordance with 
includes confirmation/disconfirmation means for evalu- parametric signals, the appropriate of said plurality 
ating output of said comparator means and feeding back of address spaces in said nonvolatile memory 
the result thereof to said membership value circuit means containing said level-set data for comparison 
means. with said digital representation of said sensor data; 
last value detect means in said membership table 
wherein said membership value circuit means further means for detecting when said address spaces con- 
includes last value detect means in said membership taining said selected level-set data have reached a 
table means for detecting when said address spaces last value condition; 
. 
35 
7. The reconfigurable fuzzy cell described in claim 5, 65 
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comparator means for comparing said digital repre- 
sentation of said sensor data with said level-set data 
contained in selected address spaces of said mem- 
ory means to produce an output; 
said level-set data based upon said address spaces 
selected by said line switcher means, for compari- 
son with said digital representation of said sensor 
data in said comparator means; 
confirmation/disconfirmation means for evaluating 
back the result thereof to said membership value 
circuit means; and 
bus interface circuit means also responsive to said 15 
control signals, for transmitting said parametric 
information to said data/parameter interface means . 
and transmitting said membership value and said 
digital representation of said sensor data to said 
computer system. 
14. The reconfigurable fuzzy cell described in claim 
13, wherein said analog interface circuit means respon- 
sive to said control signals by said computer system 
generates said digital representation of said sensor data. 25 
IS. The reconfigurable fuzzy cell described in claim 
13, wherein said level-set data stored in said member- 
ship table means is reconfigurable in situ. 
16. In a computing system having a control logic, the 
method of converting analog sensor data into member- 30 
ship value data in fuzzy sets based upon comparison 
with a selected one of a plurality of membership func- 
tion ]eve].sets stored in nonvolatile memory, said 
method comprising the steps: 
selecting the analog sensor channel as source of ana- 
selecting the membership function having desired 
log data; 
membership level-set; 
converting analog data from selected sensor channel 
to bytes of digital data representative thereof; 
selectively addressing level-set data of said nonvola- 
tile memory corresponding to selected membership 
function; 
determining that the threshold byte or bytes of digital 
data is/are within the selected membership level- 
set; 
comparing a particular byte of didta] data with ap- 
propriate membership level-set data from said non- 
volatile memory for a comparator output; 
determining if said comparator output for said partic- 
ular byte satisfies conditions for qualification as a 
membership value and, if so, storing level-set data 
corresponding to such comparator output as a cur- 
rent membership value in said data parameter inter- 
face logic circuit; 
comparing each additional byte of digital data with 
appropriate membership level-set data until said 
comparator output no longer satisfies conditions 
for qualification as a membership value or last 
value flag is detected, in either event, the conver- 
sion process is terminated and the current member- 
ship value stored in the data parameter interface 
logic circuit becomes the membership value for the 
sensor data. 
17. The method of claim 16 wherein the gain is se- 
lected by setting a programmable gain amplifier. 
18. The method of claim 16 wherein the step of ad- 
dressing level-set data corresponding to selected mem- 
loading, for selection therefrom, a plurality of &an- 35 bership function may comprise addresing more than 
One address for each byte Of digita1 data. 
19. The method of claim 16 wherein said level-set 
data for a membership function stored in said nonvola- 
tile memory may be replaced and read back while com- storing in said nonvolatile memory level-set data for 4o puter system is on line by inhibiting the control logic 
thereof. 
20. The method of claim 16 wherein said step of se- 
lecting the analog sensor channel comprises varying the 
rate at which said step is performed to accommodate 
membership value generating for retrieving 5 
10 
the output of said comparator means and feeding 
- 
20 
ne1 selection, gain, and membership function pa- 
rameters into a data parameter interface logic cir- 
cuit; 
at least one membership function, said level-set 
data containing a last value flag, location of said 
last value flag being variable for each analog Sensor 
channel selected for conversion to membership 
value data; 45 available bandwidth. 
selecting the gain; * * * * *  
50 
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